An FPGA realization of simplified turbo decoder architecture | NobleID

Main

Mint Work Search Explore Works Knowledge Graph Citation Graph Bibliometrics Receipts

v1

An FPGA realization of simplified turbo decoder architecture

Identifier:nobleid.org/w1/20260515/2F03FD3E

Type:Journal Article

0 views

Support unavailableClaim Your Authorship

Embeddable Badge

[![NobleID](https://www.nobleid.org/api/badge/2F03FD3E.svg?ark=w1%2F20260515%2F2F03FD3E)](https://nobleid.org/work/w1/20260515/2F03FD3E)

ARK Inflections

Metadata Policy

Metadata Formats

Bibliometric Analysis

Impact metrics, research fronts, co-authorship networks →

Authors & Claims

Paper Authors

Claim authorship of this work

info@nobleid.org

About FAQ Terms Policy Persistence & Resolver Service Policy