Novel Layout and Packaging for Lateral, Low-Resistance GaN-on-Si Power Transistors | NobleID

Main

Mint Work Search Explore Works Knowledge Graph Citation Graph Bibliometrics Receipts

v1

Novel Layout and Packaging for Lateral, Low-Resistance GaN-on-Si Power Transistors

Identifier:nobleid.org/w1/20260515/405BA93D

Type:Journal Article

0 views

Support unavailableClaim Your Authorship

View Original Paper Source

Embeddable Badge

[![NobleID](https://www.nobleid.org/api/badge/405BA93D.svg?ark=w1%2F20260515%2F405BA93D)](https://nobleid.org/work/w1/20260515/405BA93D)

ARK Inflections

Metadata Policy

Metadata Formats

Bibliometric Analysis

Impact metrics, research fronts, co-authorship networks →

Authors & Claims

Paper Authors

Patrick Waltereit

Fouad Benkhelifa

Claim authorship of this work

info@nobleid.org

About FAQ Terms Policy Persistence & Resolver Service Policy