Full-Chip Interconnect Power Estimation and Simulation Considering Concurrent Repeater and Flip-Flop Insertion

v1

Type:Conference Paper

0 views

[![NobleID](https://www.nobleid.org/api/badge/6DC4AF32.svg?ark=w1%2F20260515%2F6DC4AF32&value=id)](https://nobleid.org/work/w1/20260515/6DC4AF32)

ARK Inflections

Bibliometric Analysis

Impact metrics, research fronts, co-authorship networks →

Authors & Claims

Paper Authors