v1
FPGA design of a fast 32-bit floating point multiplier unit
Identifier:nobleid.org/w1/20260515/AF0D53A7
Type:Journal Article
0 views
Embeddable Badge
[](https://nobleid.org/work/w1/20260515/AF0D53A7)
Bibliometric Analysis
Impact metrics, research fronts, co-authorship networks →
Authors & Claims