Effects of delay models on peak power estimation of VLSI sequential circuits | NobleID

Main

Mint Work Search Explore Works Knowledge Graph Citation Graph Bibliometrics Receipts

v1

Effects of delay models on peak power estimation of VLSI sequential circuits

Identifier:nobleid.org/w1/20260515/CCB8D930

Type:Conference Paper

0 views

Support unavailableClaim Your Authorship

View Original Paper Source

Embeddable Badge

[![NobleID](https://www.nobleid.org/api/badge/CCB8D930.svg?ark=w1%2F20260515%2FCCB8D930)](https://nobleid.org/work/w1/20260515/CCB8D930)

ARK Inflections

Metadata Policy

Metadata Formats

Bibliometric Analysis

Impact metrics, research fronts, co-authorship networks →

Authors & Claims

Paper Authors

Michael S. Hsiao

Claim authorship of this work

info@nobleid.org

About FAQ Terms Policy Persistence & Resolver Service Policy