Masking timing errors on speed-paths in logic circuits | NobleID

Main

Mint Work Search Explore Works Knowledge Graph Citation Graph Bibliometrics Receipts

v1

Masking timing errors on speed-paths in logic circuits

Identifier:nobleid.org/w1/20260515/DF8FEE25

Type:Journal Article

0 views

Support unavailableClaim Your Authorship

View Original Paper Source

Embeddable Badge

[![NobleID](https://www.nobleid.org/api/badge/DF8FEE25.svg?ark=w1%2F20260515%2FDF8FEE25)](https://nobleid.org/work/w1/20260515/DF8FEE25)

ARK Inflections

Metadata Policy

Metadata Formats

Bibliometric Analysis

Impact metrics, research fronts, co-authorship networks →

Authors & Claims

Paper Authors

Mihir Choudhury

Kartik Mohanram

Claim authorship of this work

info@nobleid.org

About FAQ Terms Policy Persistence & Resolver Service Policy