v1
Computing the entire active area/power consumption versus delay trade-off curve for gate sizing with a piecewise linear simulator
Identifier:nobleid.org/w1/20260515/E542425C
Type:Conference Paper
0 views
Embeddable Badge
[](https://nobleid.org/work/w1/20260515/E542425C)
Bibliometric Analysis
Impact metrics, research fronts, co-authorship networks →
Authors & Claims