An ACL2 Model of VHDL for Symbolic Simulation and Formal Verification | NobleID

Main

Mint Work Search Explore Works Knowledge Graph Citation Graph Bibliometrics Receipts

v1

An ACL2 Model of VHDL for Symbolic Simulation and Formal Verification

Identifier:nobleid.org/w1/20260515/E623DFDC

Type:Journal Article

0 views

Support unavailableClaim Your Authorship

View Original Paper Source

Embeddable Badge

[![NobleID](https://www.nobleid.org/api/badge/E623DFDC.svg?ark=w1%2F20260515%2FE623DFDC)](https://nobleid.org/work/w1/20260515/E623DFDC)

ARK Inflections

Metadata Policy

Metadata Formats

Bibliometric Analysis

Impact metrics, research fronts, co-authorship networks →

Authors & Claims

Paper Authors

Vanderlei Moraes Rodrigues

Claim authorship of this work

info@nobleid.org

About FAQ Terms Policy Persistence & Resolver Service Policy