v1
Simultaneous logic and layout synthesis for Fin-fet based elements with regular layout in polysilicon and diffusion
Identifier:nobleid.org/w1/20260515/EB46F3AB
Type:Journal Article
0 views
Embeddable Badge
[](https://nobleid.org/work/w1/20260515/EB46F3AB)
Bibliometric Analysis
Impact metrics, research fronts, co-authorship networks →
Authors & Claims