A Low Cost Hierarchical System for VLSI Layout and Verification | NobleID

Main

Mint Work Search Explore Works Knowledge Graph Citation Graph Bibliometrics Receipts

v1

A Low Cost Hierarchical System for VLSI Layout and Verification

Identifier:nobleid.org/w1/20260515/EB868F2E

Type:Conference Paper

0 views

Support unavailableClaim Your Authorship

View Original Paper Source

Embeddable Badge

[![NobleID](https://www.nobleid.org/api/badge/EB868F2E.svg?ark=w1%2F20260515%2FEB868F2E)](https://nobleid.org/work/w1/20260515/EB868F2E)

ARK Inflections

Metadata Policy

Metadata Formats

Bibliometric Analysis

Impact metrics, research fronts, co-authorship networks →

Authors & Claims

Paper Authors

Richard M. Jennings

Claim authorship of this work

info@nobleid.org

About FAQ Terms Policy Persistence & Resolver Service Policy