Optimal Transistor Tapering for High-Speed CMOS Circuits | NobleID

Main

Mint Work Search Explore Works Knowledge Graph Citation Graph Bibliometrics Receipts

v1

Optimal Transistor Tapering for High-Speed CMOS Circuits

Identifier:nobleid.org/w1/20260515/EC431CF5

Type:Journal Article

0 views

Support unavailableClaim Your Authorship

Embeddable Badge

[![NobleID](https://www.nobleid.org/api/badge/EC431CF5.svg?ark=w1%2F20260515%2FEC431CF5)](https://nobleid.org/work/w1/20260515/EC431CF5)

ARK Inflections

Metadata Policy

Metadata Formats

Bibliometric Analysis

Impact metrics, research fronts, co-authorship networks →

Authors & Claims

Paper Authors

Pinaki Mazumder

Claim authorship of this work

info@nobleid.org

About FAQ Terms Policy Persistence & Resolver Service Policy