Main

Mint Work Search Explore Works Knowledge Graph Citation Graph Bibliometrics Receipts

v1

Delay-Compensation Flip-Flops for Timing-Error Tolerant Circuit Design

Identifier:nobleid.org/w1/20260515/F0FAC212

Type:Journal Article

0 views

Support unavailableClaim Your Authorship

View Original Paper Source

Embeddable Badge

[![NobleID](https://www.nobleid.org/api/badge/F0FAC212.svg?ark=w1%2F20260515%2FF0FAC212)](https://nobleid.org/work/w1/20260515/F0FAC212)

ARK Inflections

Metadata Policy

Metadata Formats

Bibliometric Analysis

Impact metrics, research fronts, co-authorship networks →

Authors & Claims

Paper Authors

Kenichiro Hirose

Masahiro Goshima

Claim authorship of this work

info@nobleid.org

About FAQ Terms Policy Persistence & Resolver Service Policy

Delay-Compensation Flip-Flops for Timing-Error Tolerant Circuit Design | NobleID