Main

Mint Work Search Explore Works Knowledge Graph Citation Graph Bibliometrics Receipts

info@nobleid.org

About FAQ Developers Terms Policy Persistence & Resolver Service Policy

Area Efficient and Low Power Half Subtractor Using Transmission Gate CMOS Logic | NobleID

v1

Area Efficient and Low Power Half Subtractor Using Transmission Gate CMOS Logic

Tripti Dua, Anju Rajput, Avireni Srinivasulu, Renu Kumawat

TD

Tripti Dua

NobleIDNI3P27W22R49S17

Type:Journal Article

Claim Your Authorship

Sign in to see the full record

Creating an account is free.

Create an account

For data access, contact info@nobleid.org.