Main

Mint Work Search Explore Works Knowledge Graph Citation Graph Bibliometrics Receipts

info@nobleid.org

About Fund our work FAQ Developers Terms Policy Persistence & Resolver Service Policy

Fast word-level power models for synthesis of FPGA-based arithmetic | NobleID

v1

Fast word-level power models for synthesis of FPGA-based arithmetic

Jonathan Clarke, A.A. Gaffar, George A. Constantinides, Peter Y. K. Cheung

JC

Jonathan Clarke

NobleIDNI3P80W28R65S40

Type:Journal Article

Claim Your Authorship

Sign in to see the full record

Creating an account is free.

Create an account

For data access, contact info@nobleid.org.